(Fre/Exp) "Qualcomm" Hiring: Design Verification Engineer On Oct 2018 @ Bangalore


Details Of the Available Information:-


Search Anything in the Site by Key Text
Go
You do not need to pay a single dime to any Consultancy for getting a job. The only effort you have to put is to find out your job yourself by checking the jobs' classifieds regularly.
Register Your Email Id here to receive regular Email Updates on the latest Jobs available in the industry.
-- Or --
Like Us on Facebook to receive latest Job updates.
Posted By.... Gitarani MI   on   2018-10-19  

(Fre/Exp) "Qualcomm" Hiring: Design Verification Engineer On Oct 2018 @ Bangalore


Company:        Qualcomm

Website:          www.qualcomm.com

Eligibility:        Engineering Degree

Experience:     Freshers / Experience

Location:          Bangalore

Job Role:        Design Verification Engineer

JOB SUMMARY:

Company Profile:

That’s how often people around the world touch something made better by Qualcomm. It could be the smartphone in your pocket, the tablet on your coffee table, that wireless modem in your briefcase… it could even be that navigation system in your car or that action camera strapped to your chest.

Job Description:
1. Position corresponds to Pre-silicon verification of ARM architecture based complex CPU subsystem.

2. Engineer will work in a dynamic and consumer oriented environment where both time to market and quality are extremely important.

3. CPU subsystem verification sign off includes functional verification using constraint random environment, formal verification, low power verification, assertion based verification, coverage closure, gate level simulation and much more.

4. Engineer will also be involved in post silicon bring up and debug.

Candidate Profile:
Qualifications:
Engineering Degree

Required Skills:
1. Good understanding of ASIC design flow and DV methodologies.

2. Good understanding of ARM CPU v7/v8 architecture and AMBA specifications (AXI, ACE, AHB, APB)

3. Experience in verifying design at block level and system level using constraint random environment

4. Expert in assembly, C, system Verilog, OVM/UVM

5. Expert in System Verilog Assertions, Code/functional coverage

6. Exposure in Formal verification

 


(Fre/Exp) "Qualcomm" Hiring: Design Verification Engineer On Oct 2018 @ Bangalore

If you like to show the above post on your web site or blog, you can just copy the below line into the location of your web site or blog where you like to place this post.

Increase the visibility of your Ad by sharing this on your Time Line at Facebook/Twitter/G+/LinkedIn. To do so, click the respective social network icon present towards the bottom of the page.


Software

Classifieds

Odisha Tour

Online Traffic